

Kindly add the following claims:

1 ~~151~~<sup>1</sup> A synchronous semiconductor memory device having at least  
2 one memory section which includes a plurality of memory cells, the  
3 memory device comprises:  
4 a programmable register to store a value which is  
5 representative of a delay time after which the memory device  
6 responds to a read request.

1 152. The synchronous memory device of claim 151 wherein the  
2 value which is representative of the delay time is stored in the  
3 register after power is applied to the device.

1 153. The synchronous memory device of claim 151 wherein the  
2 value which is representative of the delay time is stored in the  
3 register after the memory device is reset.

1 154. The synchronous memory device of claim 151 wherein the  
2 value which is representative of a delay time is stored in the  
3 register when the memory device is initialized.

1 155. The synchronous semiconductor memory device of claim 151  
2 wherein, in response to a set register request, the value which is  
3 representative of a delay time is stored in the programmable  
4 register.

1 ~~156~~<sup>6</sup> The synchronous semiconductor memory device of claim ~~155~~<sup>5</sup>  
2 wherein the ~~set register request~~<sup>control register access</sup> and the value which is

Cont A1

3 representative of a delay time are provided to the memory device in  
4 a single request packet.

1 ~~157~~ 2. A synchronous semiconductor memory device having at least  
2 one memory section which includes a plurality of memory cells, the  
3 memory device comprising:

4 a programmable register to store a value which is  
5 representative of a programmable delay time after which the memory  
6 device responds to a transaction request; and

b 7 wherein the memory device responds to <sup>a</sup> first transaction  
8 request in accordance with a fixed delay time and, after  
9 programming the programmable register, responds to the second  
10 transaction request in accordance with the programmable delay time.

1 ~~158~~ 8. The synchronous semiconductor memory device of claim ~~157~~ <sup>7</sup>  
2 further including a pre-programmed register to store a value which  
3 is representative of the fixed delay time.

1 ~~159~~ 9. The synchronous semiconductor memory device of claim ~~157~~ <sup>7</sup>  
2 wherein the value which is representative of the programmable delay  
3 time is stored in the programmable register after power is applied  
4 to the synchronous memory device.

1 ~~160~~ 10. The synchronous semiconductor memory device of claim ~~157~~ <sup>7</sup>  
2 wherein the value which is representative of the programmable delay  
3 time is stored in the programmable register after the memory device  
4 is reset.

161. The synchronous semiconductor memory device of claim 157 wherein the value which is representative of the programmable delay time is stored in the programmable register after the memory device is initialized.

12 7  
162. The synchronous semiconductor memory device of claim 157 wherein, in response to a ~~set register request~~ *control register access*, the value which is representative of the programmable delay time is stored in the programmable register.

13 12  
163. The synchronous semiconductor memory device of claim 162 wherein the ~~set register request~~ *control register access* and the value which is representative of the programmable delay time are provided to the memory device in a single request packet.

164. A synchronous semiconductor memory device having at least one memory section which includes a plurality of memory cells, the memory device comprising:

a programmable register to store a value which is representative of a delay time after which the memory device responds to a read request; and

a plurality of drivers to output data in response to the read request, wherein the drivers output data on a bus in accordance with the delay time.

1 165. The synchronous memory device of claim 164 wherein the  
2 value which is representative of the delay time is stored in the  
3 register after power is applied to the device.

1 166. The synchronous memory device of claim 164 wherein the  
2 value which is representative of a delay time is stored in the  
3 register when the memory device is initialized.

1 167. The synchronous semiconductor memory device of claim 164  
2 wherein, in response to a set register request, the value which is  
3 representative of a delay time is stored in the programmable  
4 register.

1 168. A method of controlling the operation of a synchronous  
2 semiconductor memory device wherein the memory device includes a  
3 register, the method comprising:

4 storing a time-delay value in the register in the memory  
5 device, the time-delay value being representative of a time delay  
6 after which the memory device responds to a transaction request.

1 <sup>19</sup> 169. The method of claim <sup>18</sup> 168 further including issuing a <sup>control</sup> set  
2 ~~register request~~ <sup>register access</sup> wherein, in response to the ~~set register request~~ <sup>control register access</sup>,  
3 the memory device stores a time delay value in the register.

1 <sup>20</sup> ~~170~~. The method of claim <sup>18</sup> ~~168~~ wherein the ~~set register request~~ <sup>control register access</sup>  
2 and the time delay value are provided to the memory device in a  
3 single request packet.

Contd. A1  
21

18

C

1 ~~171~~. The method of claim ~~168~~ further including initializing  
2 the register by providing a time delay value to the memory device  
3 after issuing a ~~set register request~~ <sup>control register access</sup>.

C

22

21

control register access

1 ~~172~~. The method of claim ~~171~~ wherein the ~~set register request~~  
2 and the time delay value are provided to the memory device in a  
3 single request packet.

23

18

1 ~~173~~. The method of claim ~~168~~ further including initializing  
2 the register after the memory device is powered-up or reset.

24

18

B

1 ~~174~~. The method of claim ~~168~~ further including ~~the step of~~  
2 selecting one of a plurality of time delays after which the memory  
3 device is to provide data in response to a read request.

25

18

1 ~~175~~. The method of claim ~~168~~ wherein the transaction request  
is a read request.

26

19

1 ~~176~~. The method of claim ~~169~~ wherein the transaction request  
2 is a write request.

#### REMARKS

This Preliminary Amendment seeks to place this application in condition for allowance. The instant application is a continuation of Application Serial No. 08/798,520. Application Serial No.

69